Gaya APA
Armstrong, J, R.
(2000).
VHDL design representation and syntesis
.
America:
Prentice Hall.
Gaya MLA
Armstrong, James, R.
"VHDL design representation and syntesis".
America:
Prentice Hall,
2000.
Printed Book.